

## A comprehensive review of SOI-CMOS and FinFET technologies in modern VLSI design

Dr. Lokeshwar Patel<sup>1</sup>, Subodh Dewangan<sup>2</sup>

<sup>1</sup>Assistant Professor, Department of Physics, Govt. L.P. Pandey P.G. College Sarangarh, Chhattisgarh, India

<sup>2</sup>Department of Physics, Guru Ghasidas Vishwavidyalaya, Bilaspur, Chhattisgarh, India

### Abstract

Silicon-On-Insulator (SOI) technology, once envisioned as a futuristic innovation, has now solidified its position as a leading solution for designing low-voltage integrated circuits. Significant advances in the fabrication of single-crystal SOI substrates have paved the way for the production of high-performance devices. Over the past decade, SOI MOSFETs have demonstrated exceptional capabilities across high-frequency applications, including the use of high-K/metal gate materials, VLSI systems, analog and digital ICs, and mixed-signal platforms. The advantages of SOI include gate length scaling down to 22 nm, improved leakage current suppression, and immunity from latch-up effects. This review explores SOI technology in conjunction with MOSFET architectures, analyzing fabrication methods, performance benefits, key challenges, and the future trajectory of both SOI-MOS and FinFET device technologies.

**Keywords:** SOI technology, CMOS scaling, FinFET architecture, MOSFET optimization, high-K/metal gate, Moore's law, subthreshold leakage control

### Introduction

The advancement of electronic systems has been largely driven by the development of high-performance, ultra-large-scale integrated (ULSI) circuits based on silicon CMOS technology. These CMOS transistors form the backbone of numerous modern technologies such as the internet, smartphones, gaming consoles, and smart robotics—none of which would be possible without the rapid progress in integrated circuit design. However, traditional transistor scaling has faced critical limitations, prompting a transition toward substrate engineering and new device architectures as the industry advances into nanoscale regimes.

The journey of CMOS began in 1963 when Frank Wanlass and C.T. Sah at Fairchild introduced the first logic gate using complementary n- and p-channel transistors in a symmetric design, now known as CMOS, which offered near-zero static power consumption. Intel's introduction of the first microprocessor in 1971 marked a milestone, but by the 1980s, concerns regarding static power dissipation in NMOS led to a shift in favor of CMOS due to its superior power efficiency, performance reliability, and speed. CMOS eventually replaced NMOS and bipolar transistors in most digital systems.

The industry witnessed a pivotal shift in the mid-1990s with the adoption of Silicon-On-Insulator (SOI) technology, which effectively reduced parasitic capacitance and leakage, enhanced current drive, and improved overall device performance. SOI transistors are built on a thin silicon layer separated from the bulk substrate by an insulating layer, commonly silicon dioxide, also referred to as the buried oxide (BOX) layer.

SOI-CMOS enables better device scalability and power optimization, addressing many challenges faced by conventional bulk CMOS at advanced technology nodes. The remainder of this paper provides an in-depth overview of SOI-CMOS and FinFET advancements. Section 1 introduces SOI-CMOS fundamentals, followed by CMOS operation in Section 2, and scaling implications in Section 3. Section 4 discusses advanced device structures, fabrication

approaches are detailed in Section 5, and Section 6 covers electrical characteristics. Finally, Section 7 outlines the benefits and future outlook of SOI-CMOS.




Fig 1: An outline sketch of SOI-MOS device

### Structure of CMOS

The continuous scaling of Metal-Oxide-Semiconductor (MOS) technology has enabled increasingly complex and high-performance integrated systems. This trend has driven the development of novel architectures and computing platforms in both academia and industry. However, as device dimensions shrink, traditional CMOS scaling approaches face growing physical and electrical limitations. A standard CMOS transistor comprises three primary materials: metal for the gate electrode, silicon dioxide (SiO<sub>2</sub>) as the gate dielectric (insulator), and a semiconductor substrate—typically silicon. The gate terminal controls the electric field across the oxide layer, modulating the conductivity of the underlying channel. Two fundamental types of MOSFET architectures exist:

1. n-channel MOS (NMOS)
2. p-channel MOS (PMOS)

This discussion focuses primarily on NMOS devices due to their higher carrier mobility and their complementary function alongside PMOS in CMOS configurations.

**Working Principle of CMOS**

A Metal-Oxide-Semiconductor (MOS) transistor comprises four terminals: gate, source, drain, and substrate (body). In the case of an NMOS transistor, the substrate is typically composed of p-type silicon. The source and drain terminals are created by heavily doping opposite sides of the substrate with n-type impurities, forming n<sup>+</sup> regions that facilitate electron conduction. These regions have low resistivity due to the high concentration of donor atoms.


At the top of the device, a conductive gate material—historically aluminum but later replaced by polysilicon—is deposited above an insulating silicon dioxide (SiO<sub>2</sub>) layer. This structure isolates the gate from the underlying silicon, enabling field-effect control. When a positive voltage is applied between the gate and the source (V<sub>gs</sub>), it creates an electric field that repels the holes in the p-type substrate, forming a depletion region filled with negatively charged acceptor ions. With further increase in V<sub>gs</sub>, electrons are

attracted to the interface, leading to inversion where an n-type channel is formed beneath the oxide.


This conductive channel allows current (I<sub>d</sub>) to flow from the drain to the source when a voltage is applied across them. The polarity of V<sub>ds</sub> (drain-source voltage) determines the direction of electron flow through the inversion layer.

Initially, the dimensions of the channel—its width (W) and length (L)—play a vital role in defining the transistor's electrical behavior. Over time, manufacturing improvements replaced aluminum with polysilicon to improve gate alignment precision. This led to the development of the self-aligned gate process, which minimizes overlap capacitance between gate and source/drain regions (C<sub>gs</sub> and C<sub>gd</sub>), thus enhancing switching speed by reducing parasitic capacitance—especially the Miller capacitance effect from C<sub>gd</sub>.

This efficient alignment technique is illustrated in process diagrams and significantly improves the operational performance of CMOS transistors. As CMOS technology became more refined, it evolved into the dominant approach in modern integrated circuits due to its balance of performance, scalability, and energy efficiency.



**Fig 2:** The structure of NMOS



**Fig 3**

- a. Conventional MOSFET with Parasitic capacitance.
- b. First step to form the gate insulator.
- c. Formation of the precise gate for the desired distance of source and gate.
- d. Final self-aligned device with faster operational speed and reduced parasitic capacitance.




Fig 4: Demand for CMOS technology [ITRS Data]

**Scaling Motivation and Its Impacts on CMOS Devices**

The increasing demand for compact, battery-operated electronic devices has intensified the pressure to reduce power consumption while maintaining performance. However, battery technology has not improved at the same pace as semiconductor devices, necessitating more energy-efficient transistor designs. This challenge reinforces the relevance of Moore’s Law, first proposed by Gordon E.

Moore in 1965, which predicts the doubling of transistor counts on integrated circuits approximately every two years. One key method of achieving higher device performance is channel length scaling, which increases switching speed and reduces power through decreased capacitance. However, this miniaturization introduces new challenges, particularly in short-channel devices, where the channel length approaches the depletion regions of the source and drain. Several critical effects arise as a consequence:




Fig 5: The I-V Characteristics of NMOS (a) linear scale, (b) logarithmic scale, (c) Id-Vds Characteristics.




Fig 6: I-V characteristics of PMOS in terms of (a) Id-Vgs, and (b) Id-Vds.

1. **Carrier Velocity Saturation and Mobility Degradation:** As electric fields intensify in shorter channels, electron velocity begins to saturate, limiting current drive. Strong vertical electric fields at the oxide interface also cause scattering, degrading carrier mobility.
2. **Drain-Induced Barrier Lowering (DIBL):** In short-channel devices, a high drain voltage can weaken the gate’s control over the channel by reducing the threshold voltage ( $V_t$ ). This results in leakage currents and potential reliability issues, as  $V_{ds}$  contributes to widening the depletion region under the channel.
3. **Punch-Through Effect:** An extreme form of DIBL, punch-through occurs when the source and drain depletion regions merge, forming a leakage path beneath the channel. This allows current to flow independent of gate control. Mitigation strategies include increasing body doping or applying techniques like halo doping and delta doping.
4. **Hot Carrier Effects:** In scaled devices, the electric field near the drain becomes strong enough to accelerate electrons to high energies, leading to **impact ionization** and the generation of secondary carriers. These "hot carriers" can damage the gate oxide or alter device behavior over time. Engineering techniques such as lightly doped drains, offset gates, and buried p+ channels help minimize these effects.
5. **Short Channel Effect (SCE):** As gate lengths shrink, the influence of the drain on the channel potential increases, resulting in lowered threshold voltage and increased leakage. SCEs can be mitigated by increasing gate capacitance (via thinner oxides or high-K dielectrics) or adjusting doping levels. The oxide capacitance  $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$  is defined as:

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

where  $E_{ox}$  is the electric field across the oxide and  $t_{ox}$  is the oxide thickness.

In these scaled geometries, gate voltage must be carefully managed to ensure that a strong inversion layer forms. If the gate potential fails to lower the energy barrier sufficiently, the subthreshold current dominates, impacting energy efficiency. Ultimately, overcoming these short-channel

challenges has led to the development of advanced structures like SOI and FinFET devices.

**New Innovative Device Structure**

As device dimensions shrink—particularly the channel length—the control exerted by the gate over the channel in traditional planar MOSFETs diminishes. This reduction in electrostatic control results in increased leakage currents between the source and drain, even when the transistor is supposed to be turned off. In such cases, the gate becomes less effective in suppressing unwanted conduction paths, thereby compromising device efficiency.

To address these limitations, engineers have developed alternative transistor architectures. One significant breakthrough is the Silicon-On-Insulator (SOI) structure, which introduces a buried insulating layer between the active silicon layer and the substrate. This configuration minimizes parasitic capacitance and enhances the gate’s control over the channel, leading to better performance at reduced power levels.

In the SOI-based CMOS architecture, a three-layered substrate is used instead of conventional bulk silicon. It consists of:

1. A silicon base (substrate),
2. An intermediate insulating layer, typically silicon dioxide ( $SiO_2$ ), known as the buried oxide (BOX) layer,
3. A thin top silicon film used to form the transistor body.

This arrangement effectively isolates the transistor’s active region from the substrate, substantially reducing parasitic interactions. The outcome is improved switching performance, lower leakage currents, and increased immunity to noise and latch-up effects.

SOI enables scaling below the 28 nm node by overcoming issues faced by traditional bulk CMOS. Key advantages include:

- Enhanced performance through reduced parasitic coupling.
- Improved energy efficiency due to lower leakage currents.
- Reduced susceptibility to latch-up caused by parasitic bipolar transistors formed in bulk CMOS.
- More reliable body biasing control, which is particularly helpful in fine-tuning threshold voltages.

By improving electrostatic control of the channel and enabling better scalability, SOI structures mark a critical evolution in semiconductor device engineering. This foundational innovation sets the stage for further improvements, such as Fully Depleted SOI (FD-SOI) and FinFET technologies.

**SOI-CMOS Device Structure**

The Silicon-On-Insulator (SOI) CMOS structure replaces the traditional bulk silicon substrate with a more advanced layered configuration. This structure typically consists of a thin silicon layer atop a buried oxide (BOX) layer, which itself sits on a silicon base. The result is a three-tiered substrate that isolates the active region of the transistor from the bulk silicon, reducing parasitic effects and improving performance.

In this setup, the transistors are constructed within the thin silicon layer above the insulator. This architectural shift significantly decreases junction capacitance between the source/drain and the substrate, resulting in faster switching speeds, lower leakage currents, and better overall energy efficiency.


The SOI platform enables:

- Continued adherence to Moore’s Law below the 28 nm node,
- Higher performance by enhancing gate control over the channel,

- Reduction in parasitic capacitance due to device-substrate isolation,
- Suppression of latch-up, which is common in bulk CMOS due to parasitic bipolar junction transistors (BJTs) forming between power rails.

Furthermore, SOI-CMOS provides the ability to fine-tune device characteristics through **body biasing**, a technique made more effective thanks to the insulating layer. This technique allows better control over threshold voltage, further improving performance at reduced gate lengths.

SOI technology simplifies CMOS manufacturing by eliminating the need for deep wells and trenches, while also minimizing substrate noise—a crucial factor in mixed-signal and RF applications. These advantages make SOI an attractive solution for next-generation IC design, particularly where power, area, and thermal management are critical.




**Fig 7:** NMOS Transistor in Inversion Region

**Types of SOI Devices**

Silicon-On-Insulator (SOI) devices are primarily classified into two categories based on the level of silicon depletion in the active region:

1. Partially Depleted SOI (PD-SOI) Devices
2. Fully Depleted SOI (FD-SOI) Devices



**Fig 8:** (a) Partially depleted SOI -CMOS device. (b) Fully depleted SOI -CMOS device.

**Partially Depleted SOI (PD-SOI)**

PD-SOI MOSFETs utilize a relatively thicker top silicon layer. In these devices, only part of the silicon body beneath the gate is depleted during operation, which results in the formation of a floating body region. This region can store

charge, leading to variations in the threshold voltage depending on the circuit's operational history—a phenomenon known as the history effect.

These devices are easier to fabricate because they don't require complex structures like wells or trenches. The top

silicon layer typically ranges from 50–90 nm in thickness, while the buried oxide layer is about 100–200 nm thick. PD-SOI devices are often used in analog applications and circuits requiring doped channels.

However, PD-SOI comes with certain drawbacks:

- **Floating body effect:** The body of the NMOS or PMOS device is not directly connected to a fixed voltage, making it susceptible to threshold voltage variations.
- **Timing inconsistencies:** Due to fluctuations in body potential, identical transistors may behave differently in switching speed.
- **Short-channel challenges:** To counteract short-channel effects, PD-SOI devices require highly doped channels.

### Fully Depleted SOI (FD-SOI)

FD-SOI represents a more advanced technology that addresses the limitations of PD-SOI. It is defined by a very thin top silicon layer—typically 5–20 nm—placed over a buried oxide that ranges from 5–50 nm in thickness. In FD-SOI devices, the entire body under the gate is fully depleted, eliminating the floating body issue.

Key characteristics and advantages include:

- **Undoped or lightly doped channels:** Reduces variability and enhances mobility.
- **Lower leakage currents:** The insulator effectively confines the current path, minimizing leakage to the substrate.
- **Efficient body biasing:** The thin BOX enables the use of a back gate, allowing the transistor to operate in either high-performance or low-power modes by dynamically adjusting threshold voltage.
- **Improved power management:** Devices can function at lower voltages with less heat generation, increasing battery life in mobile applications.
- **Simplified fabrication:** FD-SOI is a planar process that reuses many conventional CMOS manufacturing steps, reducing complexity and cost.

Thanks to these advantages, FD-SOI is well-suited for low-power, high-efficiency systems and offers a competitive alternative to FinFETs, especially for portable and embedded devices.

### Body Biasing

Body biasing—also referred to as back-gate biasing—is a technique employed to enhance transistor performance by applying a voltage to the substrate or body of the device. This method allows dynamic adjustment of the transistor's threshold voltage ( $V_t$ ), leading to faster switching and better control over power consumption.

In conventional bulk CMOS, the effectiveness of body biasing is significantly limited due to higher leakage currents and the geometric constraints of the transistor structure. However, in Fully Depleted SOI (FD-SOI) technology, body biasing becomes far more efficient due to the presence of a very thin buried oxide (BOX) layer. This thin insulating layer enables the body or substrate to act

similarly to a second gate beneath the channel, essentially mimicking the behavior of a double-gate transistor.

By independently controlling the top gate and back gate, FD-SOI transistors can dynamically switch between:

- High-performance mode (lower threshold voltage),
- Low-power mode (higher threshold voltage).

This flexibility allows designers to optimize speed and power based on application requirements. Additionally, the buried gate improves the overall isolation of the device, significantly reducing leakage currents and heat dissipation.

Key benefits of body biasing in FD-SOI include:

- Enhanced switching speed,
- Improved battery life in portable systems,
- Lower thermal output, leading to cooler device operation,
- Greater energy efficiency, even at reduced voltages.

Moreover, because FD-SOI devices do not rely heavily on dopants, variability due to process-induced fluctuations is minimized. This results in more consistent device behavior and allows transistors to operate reliably at lower voltages. Finally, since FD-SOI shares many process steps with traditional CMOS, it remains cost-effective and compatible with existing fabrication workflows.

### Fabrication of SOI in CMOS


The fabrication process of SOI-based CMOS devices closely follows the standard CMOS bulk technology flow, with modifications primarily in the substrate structure. In SOI technology, the key difference lies in the use of a layered substrate comprising a silicon wafer, a buried oxide (BOX) layer, and a top silicon film where transistors are constructed.

The typical fabrication sequence involves the following major steps:

1. **SOI Substrate Formation:** The process begins with the creation of an SOI structure, where a thin silicon layer is bonded or grown on top of an insulating  $\text{SiO}_2$  layer (Fig 9a). This forms the foundation for high-performance devices.
2. **Isolation and Island Formation:** The silicon layer is then patterned to create isolated regions (or islands) where individual NMOS and PMOS transistors will be formed (Fig 9b). These regions are separated to prevent electrical interference between devices.
3. **Gate Formation:** A layer of polysilicon is deposited and patterned to define the gate regions (Fig 9c). This step is crucial for controlling the channel beneath the gate dielectric.
4. **Source and Drain Implantation:** Ion implantation is used to dope the source and drain regions. P-type dopants are introduced for PMOS transistors (Fig 9d), while N-type dopants are used for NMOS transistors (Fig 9e).
5. **Metallization:** Metal contacts are formed to interconnect the transistor terminals and complete the circuit (Fig 9f). This step ensures electrical communication across the chip.


When comparing SOI-CMOS to bulk CMOS, a significant performance improvement is observed. For instance, Fig 10a demonstrates that drain current ( $I_d$ ) increases with SOI implementation, particularly as gate oxide thickness is

reduced at smaller technology nodes. These enhancements are further illustrated in Fig 10b, which shows superior I-V characteristics for SOI-based NMOS and PMOS devices compared to their bulk counterparts.



**Fig 9:** Shows CMOS fabrication by SOI technology (a) SOI Structure, (b) Island Formation, (c) Polysilicon gate, (d) P+ drain and source, (e) N+ drain and source, (f) Metallization.

In summary, SOI-CMOS fabrication improves performance by minimizing leakage, reducing capacitance, and enabling efficient scaling—all without drastically complicating the manufacturing process. These advantages make SOI a compelling platform for next-generation IC design.



**Fig 10:** Comparison between the SOI device and Bulk-CMOS device (a)  $I_d$ - $V_{DS}$  characteristics, and (b) Combined result for the PMOS and NMOS.

**I-V Characteristics of SOI-CMOS Devices**

The current-voltage (I-V) behavior of SOI-CMOS devices is largely influenced by the thickness of the channel and gate oxide. Below the threshold voltage, the current flow is minimal and primarily driven by diffusion rather than drift. In a standard PN junction, the current shows an exponential dependence on the applied voltage.

SOI-CMOS technology helps mitigate issues such as leakage and diffusion by offering better control over channel behavior. As illustrated in the I-V curves (Fig 10a), the drain current ( $I_d$ ) significantly improves when SOI is used, especially with reduced gate oxide thickness across various technology nodes. These improvements are even more apparent when comparing results for both NMOS and PMOS devices in Fig 10b.

Unlike traditional bulk CMOS, the SOI architecture provides:

- Sharper turn-on characteristics,
- Lower subthreshold leakage,
- Better current drive capabilities.

The structure of SOI allows precise tuning of the threshold voltage, ensuring that current conduction only occurs under

controlled gate-to-source voltage ( $V_{gs}$ ) conditions. As gate voltages increase, the channel transitions from subthreshold to inversion mode, where the current rises steeply until it saturates due to velocity saturation or channel pinch-off.

A tabulated comparison (Table 1) between SOI-CMOS and bulk-CMOS reveals the following key differences:

**Table 1**

Feature	SOI-CMOS	Bulk-CMOS
Channel Doping	Often undoped (less variability)	Doped (higher variability)
Scaling	Supports scaling down to ~0.4V	Limited scaling
Body Biasing	Excellent control	Limited applicability
Latch-up Susceptibility	Immune	Prone to latch-up
Cost	Higher due to thin silicon layer	Lower wafer cost
Capacitance	Reduced junction capacitance	Higher parasitics
Design Complexity	Moderate	Simpler

Overall, SOI-CMOS devices demonstrate superior electrical characteristics and are better suited for applications requiring low power, high performance, and minimal leakage.

**Fin-FET SOI Technology**

The FinFET (Fin Field-Effect Transistor) architecture emerged as a solution to the limitations of traditional planar MOSFETs at nanoscale dimensions. Introduced by Professor Chenming Hu and colleagues in 1999, followed by the introduction of Ultra-Thin-Body SOI (UTB-SOI or FD-SOI) in 2000, FinFET technology revolutionized transistor design by employing a thin and vertical fin-shaped channel that offers superior gate control.

In contrast to planar MOSFETs, where the gate controls the channel from one side, FinFET devices allow the gate to wrap around the channel on multiple sides (double or even triple-gate configurations). This multi-gate structure significantly enhances electrostatic control, effectively suppressing leakage and short-channel effects.

The vertical fin determines the width of the channel, and the overall current-driving capability of a FinFET is directly related to both the height and number of fins. The channel width ( $W$ ) for a FinFET can be approximated as:

$$\text{Channel Width} = 2 \times (\text{Fin Height}) + \text{Fin Width}$$

By constructing multiple fins in parallel, the effective width—and therefore the drive strength—of the device increases. However, this also introduces quantization in channel width, as it becomes a function of discrete fin dimensions.

Unlike traditional MOSFETs, which rely heavily on channel doping to manage threshold voltage and short-channel effects, FinFETs can achieve superior control with minimal or no doping. This not only enhances carrier mobility but also minimizes random dopant fluctuations, improving overall device reliability and variability tolerance.

A major advancement in FinFET SOI is the introduction of body thickness as a new scaling parameter. With FinFETs, both SOI and bulk implementations are possible, but SOI FinFETs tend to offer:

- Lower leakage currents,
- Better electrostatic control,
- Higher speed,
- Improved thermal performance.

FinFET SOI technology is especially valuable in sub-28 nm technology nodes, where traditional scaling techniques struggle. It combines the benefits of SOI with the robust control of multi-gate FETs, enabling high-speed operation with reduced power consumption—ideal for modern processors and low-power devices.

**Fin-FET SOI and Bulk Fin-FET**

As semiconductor technology pushes toward ultra-scaled nodes, FinFETs have emerged as a superior alternative to conventional planar MOSFETs. To further refine performance and manufacturability, two distinct categories of FinFETs have been developed:

1. SOI-based FinFETs (Silicon-on-Insulator)
2. Bulk FinFETs (Fabricated directly on bulk silicon wafers)

Each approach offers unique advantages, and their selection depends on factors such as performance, cost, and integration requirements.

**SOI FinFETs**

SOI FinFETs incorporate a buried oxide (BOX) layer that electrically isolates the active region from the substrate. This structure significantly reduces parasitic capacitance between the source, drain, and substrate, improving device speed and energy efficiency. Additionally, the insulating layer effectively blocks leakage currents beneath the fin, enhancing performance at lower voltages.

SOI FinFETs also:

- Provide improved electrostatic integrity,
- Lower the subthreshold slope ( $SS$ ),
- Exhibit better immunity to radiation and latch-up,
- Support aggressive voltage scaling.

However, these devices tend to have higher manufacturing costs due to the complexity of SOI wafers and are prone to floating body effects unless mitigated by design.

**Bulk FinFETs**

Bulk FinFETs are fabricated on conventional silicon substrates without an insulating layer. This makes them more cost-effective and compatible with existing CMOS manufacturing processes. Key benefits include:

- Lower defect density,
- Better heat dissipation,
- Elimination of floating body effects.

Despite lacking the full isolation of SOI, bulk FinFETs still maintain excellent scaling properties, thanks to their multi-gate structure. They perform competitively in high-speed logic applications and are widely adopted in commercial products, including memory technologies such as DRAM, SRAM, and flash.

### Comparative Analysis

Fig 11 illustrates the performance differences between SOI and bulk FinFETs based on parameters like threshold voltage ( $V_{th}$ ) and subthreshold swing (SS) relative to fin width. Data in Table 2 further highlight the strengths of each technology:

**Table 2**

Technology	Year	DIBL (mV)	Leakage Current	SCE	Subthreshold Swing (SS)
SOI	1998	47	High	High	~0.70 V/decade
SOI-CMOS	2007	120	High	High	~0.59 V/decade
FinFET	2013	0.000053	$8.65 \times 10^{-8}$ nA	Low	0.89 V/decade
SOI-FinFET	2018	0.005	$7.05 \times 10^{-8}$ nA	Very Low	0.062 V/decade

This comparison shows that SOI-FinFETs outperform other devices across nearly all critical metrics—including DIBL, leakage, and subthreshold behavior—making them a strong candidate for future ultra-low-power, high-performance applications.

### Conclusion

The recent advancements in Silicon-On-Insulator (SOI) technology have reignited interest in its application for high-performance integrated circuits. After a period of slowed development, research into SOI-CMOS and SOI-FinFET architectures has resumed with promising outcomes, driven by their potential to enhance device characteristics and enable further technology scaling.

SOI-based technologies have significantly improved I-V performance, allowing for better control over leakage, reduced parasitic effects, and more efficient power management. These improvements have led to the creation of smaller, faster, and more power-efficient devices—pushing the boundaries of what's possible in semiconductor design.

Moreover, SOI and FinFET devices offer scalable solutions for overcoming the limitations of traditional bulk CMOS. Their fabrication processes are becoming increasingly streamlined, and their compatibility with advanced process nodes supports continued innovation in electronics.

Looking ahead, continued research will focus on reducing manufacturing costs, optimizing performance, and enhancing fabrication reliability. As a result, SOI technology is poised to remain a cornerstone of next-generation IC development, especially in fields where power efficiency, speed, and thermal control are essential.

### References

- Martineau B, Mercier E, Vincent P. Opportunity of CMOS FDSOI for RF power amplifier. IEEE S3S Conference, 2007, 154–196.
- Weber O. FDSOI vs FinFET: Differentiating device features for ultra-low power & IoT applications. IEEE IC Design and Technology Conference, 2017:1–3.
- Lawrence B, Rubia J. Review of FinFET technology and circuit design challenges. Journal of Engineering Research and Applications, 2015:5(12):77–80.
- Soitec Official Website, 2020. Available from: <https://www.soitec.com>
- Shelepin NA. Features of the VLSI element base based on CMOS SOI technology with full depletion. Nano-industry, 2018, 46–48.
- Dubois E, Larrieu G. Low Schottky barrier source/drain for advanced MOS architecture. ULIS Workshop, 2001:46(7):997–1004.
- Amin AB, Shakil SM, Ullah M. Theoretical modeling of adaptive mixed CNT bundles for VLSI interconnect design. Crystals, 2022:12(2).
- Shakil S, Ullah M. Effect of NBTI on PMOS device with technology scaling. IEEE UEMCON, 2022:1–5.
- Saha S. Scaling considerations for high performance 25nm MOSFETs. Journal of Vacuum Science & Technology B, 2001:19(6):2240–2246.
- Saha S. Design considerations for 25nm MOSFET devices. Solid-State Electronics, 2001:45(10):1851–1857.
- Bernstein K, *et al.* High-performance CMOS variability in the 65nm regime and beyond. IBM Journal of Research and Development, 2006:50(4–5):433–449.
- Kuhn K, *et al.* Managing process variation in Intel's 45nm CMOS technology. Intel Technology Journal, 2008:12(2):92–110.
- Thomas D, *et al.* A 45% PAE PMOS power amplifier for 28GHz applications. IEEE MWSCAS, 2018:680–683.
- Asenov A, Kaya S, Davies JH. Threshold voltage fluctuations in nano MOSFETs due to oxide thickness variations. IEEE Transactions on Electron Devices, 2002:49(1):112–119.
- Asenov A, *et al.* Asymmetry in statistical variability of n- and p-channel MOSFETs. IEEE Electron Device Letters, 2008:29(8):913–915.
- Diaz CH, *et al.* Analytical model for gate line-edge roughness effects. IEEE Electron Device Letters, 2001:22(6):287–289.
- Stevanovic I, McAndrew CC. Quadratic backward propagation of variance for statistical modeling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009:28(9):1428–1432.
- Wakabayashi H, *et al.* Sub-10nm planar-bulk-CMOS devices using lateral junction control. IEDM Technical Digest, 2003:989–991.
- Stolk PA, *et al.* Modeling statistical dopant fluctuations in MOS transistors. IEEE Transactions on Electron Devices, 1998:45(9):1960–1971.
- Shahidi G, *et al.* 0.1 $\mu$ m CMOS on SOI at room temperature. IEEE Transactions on Electron Devices, 1994:41(12):2405–2412.
- Xiao H, Chen X, Taur Y, Nowak E, Wordeman M, Bennett B. Localized-SOI MOSFET as a candidate for analog/RF applications. IEEE Transactions on Electron Devices, 2007:54:1978–1984.

22. Majumdar A, Ren Z, Koester SJ. Undoped-body SOI MOSFETs with back gates. *IEEE Transactions on Electron Devices*,2009;56:2270–2276.
23. Jhaveri R, Woo J. Schottky tunneling source MOSFET design. *European Solid-State Device Research Conference*,2006:295–298.
24. Zhu S, Wang W, Xuan Y, Yu B, Taur Y, Wang KL. Low-temp MOSFET with Schottky barrier S/D and high-K gate. *Solid-State Electronics*,2004;48:1987–1992.
25. Itoh A, Saitoh M, Asada M. Short channel metal-gate Schottky S/D SOI-PMOSFETs. *Device Research Conference*,2000:77–78.
26. Colinge JP. The new generation of SOI MOSFETs. *Romanian Journal of Information Science and Technology*,2008;11(1):3–15.
27. Jiao Z, Salama CAT. A fully depleted channel SOI nMOSFET. *ECS Proceedings*,2001:403–408.
28. Gelsinger PP. Microprocessor for the new millennium. *International Solid-State Circuits Conference Digest of Technical Papers*,2001:22–23.
29. Rappitsch G, Franz G, Puchner H, Zisser M, Lerch W, Bertagnolli E. SPICE modeling of process variation using corner models. *IEEE Transactions on Semiconductor Manufacturing*,2004;17:201–213.
30. Adam AO, Higashi K, Fukushima Y. Threshold voltage model for ultra-thin SOI MOSFETs. *IEEE Transactions on Electron Devices*,1999;46:729–737.